首頁>HY57V561620T-H>規(guī)格書詳情
HY57V561620T-H中文資料海力士數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多HY57V561620T-H規(guī)格書詳情
The HY57V561620T is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V561620 is organized as 4 banks of 4,194,304x16.
The HY57V561620T is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.
產(chǎn)品屬性
- 型號(hào)：
HY57V561620T-H
- 制造商：
HYNIX
- 制造商全稱：
Hynix Semiconductor
- 功能描述：
4Banks x 4M x 16Bit Synchronous DRAM
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
HYNIX |
23+ |
NA/ |
3405 |
原裝現(xiàn)貨,當(dāng)天可交貨,原型號(hào)開票 |
詢價(jià) | ||
ICS |
23+ |
NA |
3500 |
全新原裝假一賠十 |
詢價(jià) | ||
HY |
TSOP54 |
0734+ |
4600 |
全新原裝進(jìn)口自己庫存優(yōu)勢 |
詢價(jià) | ||
HYNIX/海力士 |
22+ |
TSOP54 |
100000 |
代理渠道/只做原裝/可含稅 |
詢價(jià) | ||
HYNIX |
2016+ |
TSOP |
8880 |
只做原裝,假一罰十,公司可開17%增值稅發(fā)票! |
詢價(jià) | ||
HYNIX/海力士 |
23+ |
TSOP54 |
6800 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
HYNIX |
23+ |
TSOP |
7635 |
全新原裝優(yōu)勢 |
詢價(jià) | ||
HY |
2022 |
SOP |
3080 |
原裝正品 |
詢價(jià) | ||
HYNIX/海力士 |
22+ |
TSOP54 |
354000 |
詢價(jià) | |||
HYNIX |
1815+ |
tsop |
6528 |
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn)!! |
詢價(jià) |
