首頁>PN54SC8T138MPWTSEP>規(guī)格書詳情

PN54SC8T138MPWTSEP中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

PN54SC8T138MPWTSEP
廠商型號

PN54SC8T138MPWTSEP

功能描述

SN54SC8T138-SEP Radiation Tolerant, 3-line to 8-line Decoder/Demultiplexer With Logic Level Shifter

文件大小

1.11267 Mbytes

頁面數(shù)量

26

生產(chǎn)廠商 Texas Instruments
企業(yè)簡稱

TI1德州儀器

中文名稱

德州儀器官網(wǎng)

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-1-30 17:02:00

PN54SC8T138MPWTSEP規(guī)格書詳情

1 Features

? VID TBD

? Radiation Tolerant:

– Single Event Latch-Up (SEL) immune up to

43MeV-cm2/mg at 125°C

– Total Ionizing Does (TID) Radiation Lot

Acceptance Testing (RLAT) for every wafer lot

up to 30 krad(Si)

– Single Event Transient (SET) characterized up

to LET = 43MeV-cm2/mg

? Wide operating range of 1.2 V to 5.5 V

? Single-supply voltage translator:

– Up translation:

? 1.2 V to 1.8 V

? 1.5 V to 2.5 V

? 1.8 V to 3.3 V

? 3.3 V to 5.0V

– Down translation:

? 5.0V, 3.3 V, 2.5 V to 1.8 V

? 5.0V, 3.3 V to 2.5 V

? 5.0V to 3.3 V

? 5.5-V tolerant input pins

? Supports standard pinouts

? Up to 150Mbps with 5-V or 3.3-V VCC

? Latch-up performance exceeds 250mA per JESD

17

? Space Enhanced Plastic:

– Controlled baseline

– Au bondwire and NiPdAu lead finish

– Meets NASA ASTM E595 outgassing

specification

– One fabrication, assembly, and test site

– Extended product life cycle

– Product traceability

2 Applications

? Enable or disable a digital signal

? Controlling an indicator LED

? Translation between communication modules and

system controllers

3 Description

The SN54SC8T138-SEP is a three to eight decoder

with one standard output strobe (G2) and two active

low output strobes (G 1 and G 0). When the outputs

are gated by any of the strobe inputs, they are all

forced into the high state. When the outputs are not

disabled by the strobe inputs, only the selected output

is low while all others are high. The output level is

referenced to the supply voltage (VCC) and supports

1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to

support up translation for lower voltage CMOS inputs

(for example, 1.2 V input to 1.8 V output or 1.8 V input

to 3.3 V output). In addition, the 5-V tolerant input pins

enable down translation (for example, 3.3 V to 2.5 V

output).

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
NXP/恩智浦
23+
NA
880000
明嘉萊只做原裝正品現(xiàn)貨
詢價
NXP(恩智浦)
23+
NA
6000
原裝現(xiàn)貨訂貨價格優(yōu)勢
詢價
TI
21+
BGA-64
4500
原裝現(xiàn)貨
詢價
NXP
23+
BGA-64
4500
正規(guī)渠道,只有原裝!
詢價
NXP/恩智浦
22+
586000
原裝正品現(xiàn)貨,可開13點稅
詢價
NXP/恩智浦
24+
BGA
37500
原裝現(xiàn)貨假一賠十
詢價
NXP/恩智浦
22+
QFN
18000
原裝正品
詢價
NXP/恩智浦
22+
QDN
20000
原裝現(xiàn)貨,實單支持
詢價
ADI
23+
QDN
8000
只做原裝現(xiàn)貨
詢價
ADI
23+
QDN
7000
詢價