MCIMX507CVM1B

i.MX50 32-bit MPU, ARM Cortex-A8 core, 800MHz, MAPBGA 400; CPU Complex\n? Up to 800 MHz Arm? Cortex?-A8\n? 32 KB instruction and data caches\n? Unified 256 KB L2 cache\n? NEON? SIMD media accelerator\n? Vector floating point coprocessor\n\nMultimedia\n? 32-bit primary display support up to SXGA+ resolution\n? EPD Controller supporting up to 4096 x 4096 resolution\n? Pixel Processing Pipeline (ePxP) supporting CSC, Combine, Rotate, Gamma Mapping\n\nSimultaneous EPD and LCD support\n? Pixel Processing Pipeline (PxP) supporting CSC, Combine, Rotate, Gamma Mapping\n\nExternal Memory Interface\n? Up to 2GB of LP-DDR2, DDR2 and LP-DDR1(mDDR), 16/32-bit\n? SLC/MLC NAND flash, 8/16-bit with 32-bit ECC\n\nAdvanced Power Management\n? Multiple independent power domains\n? State Retention Power Gating (SRPG)\n? Dynamic voltage and frequency scaling (DVFS)\n\nConnectivity\n? High-Speed USB 2.0 OTG with PHY\n? High-Speed USB 2.0 Host with PHY\n? 10/100 Ethernet controller\n\nControllers\n? Wide array of serial interfaces, including SDIO, SPI, I2C and UART\n? I2S audio interface\n\nProduct Longevity\n? This product is included in NXP?.s product longevity program, with assured supply for a minimum of 10 years after launch;

Building on the market-leading i.MX508 applications processor for eReaders, the i.MX507 processor is the latest addition to Our Arm? Cortex?-A8 product portfolio. The i.MX507 combines a Cortex A8 and an integrated hardware Electronic Paper Display (EPD) controller to drive next generation low power display applications including outdoor signage and kiosks. Together with the companion NXP? power management ICs (PMIC)MC34708 and MMPF0100, customers can drive their next generation EPD designs with the i.MX507 processor.\n\n

MCIMX507CVM1B

i.MX50 Applications Processors for Consumer Products