LCK4801中文資料agere數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

General Description

The LCK4801 is a low-voltage, 3.3 V HSTL differential clock synthesizer. The LCK4801 supports two differential HSTL output pairs with frequencies from 336 MHz to 1 GHz. The clock is designed to support single and multiple processor systems that require HSTL differential inputs. The LCK4801 contains a fully integrated PLL (phase-locked loop) which multiplies the HSTL_CLK or PECL_CLK input frequency to match individual processor clock frequencies. The PLL can be bypassed so that the PCLK outputs are fed from the HSTL_CLK or PECL_CLK input for test purposes. All outputs are powered from a 2 V external supply to reduce onchip power consumption. All outputs are HSTL. The PLL can operate in the internal feedback mode, or in the external feedback mode for board level debugging applications.

Features

■ Two fully selectable clock inputs.

■ Fully integrated PLL.

■ 336 MHz to 1 GHz output frequencies.

■ HSTL outputs.

■ HSTL and LVPECL reference clocks.

■ 32-pin TQFP package.