首頁>ICS8535AG-21T>規(guī)格書詳情
ICS8535AG-21T中文資料ICST數(shù)據(jù)手冊PDF規(guī)格書
ICS8535AG-21T規(guī)格書詳情
GENERAL DESCRIPTION
The ICS8535-21 is a low skew, high performance 1-to-2 LVCMOS/LVTTL-to-3.3V LVPECL fanout buffer and a member of the HiPerClockS? family of High Performance Clock Solutions from ICS. The ICS8535-21 has two single-ended clock inputs. The single-ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The clock enable is internally synchronized to eliminate runt clock pulses on the output during asynchronous assertion/deassertion of the clock enable pin.
FEATURES
? 2 differential 3.3V LVPECL outputs
? Selectable CLK0 or CLK1 inputs for redundant and multiple frequency fanout applications
? CLK0 or CLK1 can accept the following input levels: LVCMOS or LVTTL
? Maximum output frequency: 266MHz
? Translates LVCMOS and LVTTL levels to 3.3V LVPECL levels
? Output skew: 20ps (maximum)
? Part-to-part skew: 300ps (maximum)
? Propagation delay: 1.6ns (maximum)
? Additive phase jitter, RMS: 0.03ps (typical)
? 3.3V operating supply
? 0°C to 70°C ambient operating temperature
? Industrial temperature information available upon request
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
IDT |
18+ |
TSSOP20 |
85600 |
保證進(jìn)口原裝可開17%增值稅發(fā)票 |
詢價(jià) | ||
IDT |
24+ |
65200 |
詢價(jià) | ||||
RENESAS |
21+ |
TSSOP |
11800 |
10年芯程,只做原裝正品現(xiàn)貨,歡迎加微信垂詢! |
詢價(jià) | ||
IDT |
21+ |
TSSOP20 |
12000 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
ICS |
2023+ |
TSSOP20 |
80000 |
一級代理/分銷渠道價(jià)格優(yōu)勢 十年芯程一路只做原裝正品 |
詢價(jià) | ||
IDT(Renesas收購) |
23+ |
NA/ |
8735 |
原廠直銷,現(xiàn)貨供應(yīng),賬期支持! |
詢價(jià) | ||
ICS |
2020+ |
TSSOP20 |
80000 |
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增 |
詢價(jià) | ||
ICS |
23+ |
TSSOP20 |
20000 |
原廠原裝正品現(xiàn)貨 |
詢價(jià) | ||
IDT |
14+ |
NA |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價(jià) | ||
ICS |
04/04/2007 |
40 |
公司優(yōu)勢庫存 熱賣中! |
詢價(jià) |
