DM81LS95AN集成電路（IC）的緩沖器驅動器接收器收發(fā)器規(guī)格書PDF中文資料

General Description

These devices provide eight, two-input buffers in each package. All employ low-power-Schottky TTL technology. One of the two inputs to each buffer is used as a control line to gate the output into the high-impedance state, while the other input passes the data through the buffer. The DM81LS95A and DM81LS97A present true data at the outputs, while the DM81LS96A is inverting. On the DM81LS95A and DM81LS96A versions, all eight 3-STATE enable lines are common, with access through a 2-input NOR gate. On the DM81LS97A version, four buffers are enabled from one common line, and the other four buffers are enabled form another common line. In all cases the outputs are placed in the 3-STATE condition by applying a high logic level to the enable pins.

Features

■Typical power dissipation

DM81LS95A, DM81LS97A 80 mW

DM81LS96A 65 mW

■Typical propagation delay

DM81LS95A, DM81LS97A 15 ns

DM81LS96A 10 ns

■Low power-Schottky, 3-STATE technology