首頁>CD74HC7046AM.A>規(guī)格書詳情

CD74HC7046AM.A中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

CD74HC7046AM.A
廠商型號

CD74HC7046AM.A

功能描述

Phase-Locked Loop with VCO and Lock Detector

絲印標識

HC7046AM

封裝外殼

SOIC

文件大小

387.99 Kbytes

頁面數(shù)量

29

生產(chǎn)廠商 Texas Instruments
企業(yè)簡稱

TI2德州儀器

中文名稱

美國德州儀器公司官網(wǎng)

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-7-22 23:00:00

人工找貨

CD74HC7046AM.A價格和庫存,歡迎聯(lián)系客服免費人工找貨

CD74HC7046AM.A規(guī)格書詳情

Features

? Center Frequency of 18MHz (Typ) at VCC = 5V,

Minimum Center Frequency of 12MHz at VCC = 4.5V

? Choice of Two Phase Comparators

- Exclusive-OR

- Edge-Triggered JK Flip-Flop

? Excellent VCO Frequency Linearity

? VCO-Inhibit Control for ON/OFF Keying and for Low

Standby Power Consumption

? Minimal Frequency Drift

? Zero Voltage Offset Due to Op-Amp Buffer

? Operating Power-Supply Voltage Range

- VCO Section . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 6V

- Digital Section . . . . . . . . . . . . . . . . . . . . . . . . 2V to 6V

? Fanout (Over Temperature Range)

- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

? Wide Operating Temperature Range . . . -55oC to 125oC

? Balanced Propagation Delay and Transition Times

? Significant Power Reduction Compared to LSTTL

Logic ICs

? HC Types

- 2V to 6V Operation

- High Noise Immunity: NIL = 30%, NIH = 30% of VCC

at VCC = 5V

? HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

VIL= 0.8V (Max), VIH = 2V (Min)

- CMOS Input Compatibility, Il ≤ 1μA at VOL, VOH

Applications

? FM Modulation and Demodulation

? Frequency Synthesis and Multiplication

? Frequency Discrimination

? Tone Decoding

? Data Synchronization and Conditioning

? Voltage-to-Frequency Conversion

? Motor-Speed Control

? Related Literature

- AN8823, CMOS Phase-Locked-Loop Application

Using the CD74HC/HCT7046A and

CD74HC/HCT7046A

Description

The CD74HC7046A and CD74HCT7046A high-speed

silicon-gate CMOS devices, specified in compliance with

JEDEC Standard No. 7A, are phase-locked-loop (PLL)

circuits that contain a linear voltage-controlled oscillator

(VCO), two-phase comparators (PC1, PC2), and a lock

detector. A signal input and a comparator input are common

to each comparator. The lock detector gives a HIGH level at

pin 1 (LD) when the PLL is locked. The lock detector

capacitor must be connected between pin 15 (CLD) and pin

8 (Gnd). For a frequency range of 100kHz to 10MHz, the

lock detector capacitor should be 1000pF to 10pF,

respectively.

The signal input can be directly coupled to large voltage

signals, or indirectly coupled (with a series capacitor) to

small voltage signals. A self-bias input circuit keeps small

voltage signals within the linear region of the input amplifiers.

With a passive low-pass filter, the 7046A forms a secondorder

loop PLL. The excellent VCO linearity is achieved by

the use of linear op-amp techniques.

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
TI(德州儀器)
24+
SOP16
7350
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費送樣,原廠技術(shù)支持!!!
詢價
TI/德州儀器
24+
NA/
3566
原裝現(xiàn)貨,當(dāng)天可交貨,原型號開票
詢價
TI/PBF
25+
SOP16
317
原裝正品,假一罰十!
詢價
TI/PBF
24+
SOP16
880000
明嘉萊只做原裝正品現(xiàn)貨
詢價
TI
2016+
SOP16
6528
只做原裝正品現(xiàn)貨!或訂貨!假一賠十!
詢價
TI
21+
SOP
3464
原裝現(xiàn)貨假一賠十
詢價
TI/德州儀器
23+
SOP16
8160
原廠原裝
詢價
TI
23+
SOP16
1656
原裝環(huán)保房間現(xiàn)貨假一賠十
詢價
TI/德州儀器
24+
SOP
4234
只供應(yīng)原裝正品 歡迎詢價
詢價
TI
24+
SOP-16
2389
詢價