首頁>ADF4377BCCZ-RL7>規(guī)格書詳情
ADF4377BCCZ-RL7中文資料亞德諾數(shù)據(jù)手冊PDF規(guī)格書
ADF4377BCCZ-RL7規(guī)格書詳情
GENERAL DESCRIPTION
The ADF4377 is a high performance, ultralow jitter, dual output
integer-N phased locked loop (PLL) with an integrated voltage controlled
oscillator (VCO) ideally suited for data converter and mixed
signal front end (MxFE) clock applications. The high performance
PLL has a figure of merit of ?239 dBc/Hz, ultralow 1/f noise, and
a high phase frequency detector (PFD) frequency that can achieve
ultralow in-band noise and integrated jitter. The fundamental VCO
and output divider of the ADF4377 generate frequencies from 800
MHz to 12.8 GHz. The ADF4377 integrates all necessary power
supply bypass capacitors, saving board space on compact boards.
For multiple data converter and MxFE clock applications, the
ADF4377 simplifies clock alignment and calibration routines required
with other clock solutions by implementing the automatic
reference to output synchronization feature, the matched reference
to output delays across process, voltage, and temperature feature,
and the less than ±0.1 ps, jitter free reference to output delay
adjustment capability feature.
These features allow for predictable and precise multichip clock and
system reference (SYSREF) alignment. JESD204B and JESD204C
Subclass 1 solutions are supported by pairing the ADF4377 with
an integrated circuit (IC) that distributes pairs of reference and
SYSREF signals.
FEATURES
? Output frequency range: 800 MHz to 12.8 GHz
? Jitter = 18 fsRMS (integration bandwidth: 100 Hz to 100 MHz)
? Jitter = 27 fsRMS (ADC SNR method)
? Wideband noise floor: ?160 dBc/Hz at 12 GHz
? PLL specifications
? ?239 dBc/Hz: normalized in-band phase noise floor
? ?147 dBc/Hz: normalized in-band 1/f noise
? Phase detector frequency up to 500 MHz
? Reference input frequency up to 1000 MHz
? Typical spurious fPFD: ?95 dBc at fOUT = 12 GHz
? Reference input to output delay specifications
? Device-to-device standard deviation: 3 ps
? Temperature coefficient: 0.03 ps/°C
? Adjustment step size: < ±0.1 ps
? Multichip output phase alignment
? 3.3 V and 5 V power supplies
? 7 mm × 7 mm 48-lead LGA
APPLICATIONS
? High performance data converter and MxFE clocking
? Wireless infrastructure (MC-GSM, 5G)
? Test and measurement
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
ADI |
2016+ |
LFCSP40 |
3526 |
假一罰十進(jìn)口原裝現(xiàn)貨原盤原標(biāo)! |
詢價 | ||
ADI |
24+ |
LFCSP |
15000 |
ADI一級代理商專營進(jìn)口原裝現(xiàn)貨假一賠十 |
詢價 | ||
AD |
2023+ |
標(biāo)準(zhǔn)封裝 |
8700 |
原裝現(xiàn)貨 |
詢價 | ||
ADI |
24+ |
80-Terminal LGA_CAV (18mm x 18 |
3660 |
十年信譽,只做全新原裝正品現(xiàn)貨,以優(yōu)勢說話 !! |
詢價 | ||
ADI |
23+ |
BGAQFP |
8659 |
原裝公司現(xiàn)貨!原裝正品價格優(yōu)勢. |
詢價 | ||
ADI/亞德諾 |
25+ |
原廠封裝 |
10280 |
原廠授權(quán)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源! |
詢價 | ||
ADI |
17+ |
QFN |
6200 |
100%原裝正品現(xiàn)貨 |
詢價 | ||
ADI |
18+ |
LFCSP |
85600 |
保證進(jìn)口原裝可開17%增值稅發(fā)票 |
詢價 | ||
ADI |
19+ |
QFN |
256800 |
原廠代理渠道,每一顆芯片都可追溯原廠; |
詢價 | ||
ADI(亞德諾) |
23+ |
15000 |
專業(yè)幫助客戶找貨 配單,誠信可靠! |
詢價 |