AD9508集成電路（IC）的時鐘緩沖器驅(qū)動器規(guī)格書PDF中文資料

AD9508屬于集成電路（IC）的時鐘緩沖器驅(qū)動器。由亞德諾半導(dǎo)體技術(shù)有限公司制造生產(chǎn)的AD9508時鐘緩沖器，驅(qū)動器時鐘緩沖器和驅(qū)動器集成電路產(chǎn)品族中的產(chǎn)品用于幫助信號在系統(tǒng)中傳輸，常用作頻率/時間參考信號，以同步系統(tǒng)內(nèi)的活動。盡管這些器件最常用到的功能就是緩沖（即，為使信號不受驅(qū)動負(fù)載的影響而從某個信號源復(fù)制信號），但是該產(chǎn)品族中的某些器件還能執(zhí)行其他功能，例如選擇性改變緩沖信號路徑、按某個整數(shù)值分割信號頻率，或進(jìn)行所用電信號格式轉(zhuǎn)換。

GENERAL DESCRIPTION

The AD9508 provides clock fanout capability in a design that emphasizes low jitter to maximize system performance. This device benefits applications like clocking data converters with demanding phase noise and low jitter requirements.

There are four independent differential clock outputs, each with various types of logic levels available. Available logic types include LVDS (1.65 GHz), HSTL (1.65 GHz), and 1.8 V CMOS (250 MHz). In 1.8 V CMOS output mode, the differential output becomes two CMOS single-ended signals. The CMOS outputs are 1.8 V logic levels, regardless of the operating supply voltage.

FEATURES

1.65 GHz differential clock inputs/outputs

10-bit programmable dividers, 1 to 1024, all integers

Up to 4 differential outputs or 8 CMOS outputs

Pin strapping capability for hardwired programming at

power-up

<115 fs rms broadband random jitter (see Figure 25)

Additive output jitter: 41 fs rms typical (12 kHz to 20 MHz)

Excellent output-to-output isolation

Automatic synchronization of all outputs

Single 2.5 V/3.3 V power supply

Internal LDO (low drop-out) voltage regulator for enhanced

power supply immunity

Phase offset select for output-to-output coarse delay adjust

3 programmable output logic levels, LVDS, HSTL, and CMOS

Serial control port (SPI/I2C) or pin-programmable mode

Space-saving 24-lead LFCSP

APPLICATIONS

Low jitter, low phase noise clock distribution

Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs

High performance wireless transceivers

High performance instrumentation

Broadband infrastructure