首頁>8T49N281C-DDDNLGI8>規(guī)格書詳情
8T49N281C-DDDNLGI8中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書

廠商型號(hào) |
8T49N281C-DDDNLGI8 |
功能描述 | FemtoClock? NG Octal Universal Frequency Translator |
文件大小 |
1.67384 Mbytes |
頁面數(shù)量 |
64 頁 |
生產(chǎn)廠商 | Renesas Technology Corp |
企業(yè)簡稱 |
RENESAS【瑞薩】 |
中文名稱 | 瑞薩科技有限公司官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊 | |
更新時(shí)間 | 2025-2-21 18:30:00 |
人工找貨 | 8T49N281C-DDDNLGI8價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
8T49N281C-DDDNLGI8規(guī)格書詳情
Description
The 8T49N281 has a fractional-feedback PLL that can be used as a
jitter attenuator or frequency translator. It is equipped with six integer
and two fractional output dividers, allowing the generation of up to 8
different output frequencies, ranging from 8kHz to 1GHz. Three of
these frequencies are completely independent of each other and the
inputs. The other five are related frequencies. The eight outputs may
select among LVPECL, LVDS or LVCMOS output levels.
This functionality makes it ideal to be used in any frequency
translation application, including 1G, 10G, 40G and 100G
Synchronous Ethernet, OTN, and SONET/SDH, including ITU-T
G.709 (2009) FEC rates. The device may also behave as a frequency
synthesizer.
The 8T49N281 accepts up to two differential or single-ended input
clocks and a crystal input. The PLL can lock to either input clock, but
both input clocks must be related in frequency.
The device supports hitless reference switching between input
clocks. The device monitors both input clocks for Loss of Signal
(LOS). It generates an alarm when an input clock failure is detected.
Automatic and manual hitless reference switching options are
supported. LOS behavior can be set to support gapped or un-gapped
clocks.
The 8T49N281 supports holdover with an initial accuracy of ±50ppB
from the point where the loss of all applicable input reference(s) has
been detected. It maintains a historical average operating point that
may be returned to in holdover at a limited phase slope.
The device places no constraints on input to output frequency
conversion, supporting all FEC rates, including the new revision of
ITU-T Recommendation G.709 (2009), most with 0ppm conversion
error.
The PLL has a register-selectable loop bandwidth from 0.5Hz to
512Hz.
Each output supports individual phase delay settings to allow
output-output alignment.
The device supports Output Enable inputs and Lock, Holdover and
LOS status outputs.
The device is programmable through an I2C interface. It also supports
I
2C master capability to allow the register configuration to be read
from an external EEPROM.
Features
? Supports SDH/SONET and Synchronous Ethernet clocks
including all FEC rate conversions
? Two differential outputs meet jitter limits for 100G Ethernet and
STM-256/OC-768
? <0.3ps RMS (including spurs): 12kHz to 20MHz
? All outputs <0.5ps RMS (including spurs) 12kHz to 20MHz
? Operating modes: locked to input signal, holdover and free-run
? Initial holdover accuracy of ±50ppb
? Accepts two LVPECL, LVDS, LVHSTL, HCSL or LVCMOS
input clocks
? Accepts frequencies ranging from 8kHz up to 875MHz
? Auto and manual input clock selection with hitless switching
? Clock input monitoring, including support for gapped clocks
? Phase-Slope Limiting and Fully Hitless Switching options to
control output phase transients
? Operates from a 10MHz to 40MHz fundamental-mode crystal
? Generates eight LVPECL /LVDS or sixteen LVCMOS output
clocks
? Output frequencies ranging from 8kHz up to 1.0GHz (diff)
? Output frequencies ranging from 8kHz to 250MHz (LVCMOS)
? Four General Purpose I/O pins with optional support for status &
control:
? Four Output Enable control inputs may be mapped to any of the
eight outputs
? Lock, Holdover & Loss-of-Signal status outputs
? Open-drain Interrupt pin
? Programmable PLL bandwidth settings:
? 0.5Hz, 1Hz, 2Hz, 4Hz, 8Hz, 16Hz, 32Hz, 64Hz, 128Hz, 256Hz
or 512Hz
? Optional Fast Lock function
? Programmable output phase delays in steps as small as 16ps
? Register programmable through I2C or via external I2C EEPROM
? Bypass clock paths for system tests
? Power supply modes
VCC / VCCA / VCCO
3.3V / 3.3V / 3.3V
3.3V / 3.3V / 2.5V
3.3V / 3.3V / 1.8V (LVCMOS)
2.5V / 2.5V / 3.3V
2.5V / 2.5V / 2.5V
2.5V / 2.5V / 1.8V (LVCMOS)
? Power down modes support consumption as low as 1.5W (see
Power Dissipation and Thermal Considerations for details)
? -40°C to 85°C ambient operating temperature
? Package: 56QFN, lead-free RoHs (6)
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
RENESAS(瑞薩)/IDT |
23+ |
VFQFPN72(10x10) |
6000 |
誠信服務(wù),絕對(duì)原裝原盤 |
詢價(jià) | ||
RENESAS |
23+ |
NA |
5000 |
全新、原裝 |
詢價(jià) | ||
RENESAS |
22+ |
NA |
1425 |
原裝正品支持實(shí)單 |
詢價(jià) | ||
N/A |
23+ |
80000 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | |||
RENESAS(瑞薩)/IDT |
1942+ |
VFQFPN-72(10x10) |
2532 |
向鴻只做原裝,倉庫庫存優(yōu)勢數(shù)量請確認(rèn) |
詢價(jià) | ||
RENESAS(瑞薩)/IDT |
2021+ |
VFQFPN-72(10x10) |
499 |
詢價(jià) | |||
IDT |
23+ |
NA/ |
45 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價(jià) | ||
RENESAS(瑞薩)/IDT |
23+ |
VFQFPN72(10x10) |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!! |
詢價(jià) | ||
Renesas Electronics America In |
24+ |
72-VFQFN 裸露焊盤 |
9350 |
獨(dú)立分銷商 公司只做原裝 誠心經(jīng)營 免費(fèi)試樣正品保證 |
詢價(jià) | ||
N/A |
23+ |
5000 |
原廠授權(quán)代理,海外優(yōu)勢訂貨渠道??商峁┐罅繋齑?詳 |
詢價(jià) |