首頁(yè)>74ALVT16543>規(guī)格書(shū)詳情
74ALVT16543集成電路(IC)的緩沖器驅(qū)動(dòng)器接收器收發(fā)器規(guī)格書(shū)PDF中文資料
![74ALVT16543](https://oss.114ic.com/img3w/pdf141156.png)
廠商型號(hào) |
74ALVT16543 |
參數(shù)屬性 | 74ALVT16543 封裝/外殼為56-TFSOP(0.240",6.10mm 寬);包裝為管件;類別為集成電路(IC)的緩沖器驅(qū)動(dòng)器接收器收發(fā)器;產(chǎn)品描述:IC TXRX NON-INVERT 3.6V 56TSSOP |
功能描述 | 2.5 V/3.3 V 16-bit registered transceiver (3-State) |
封裝外殼 | 56-TFSOP(0.240",6.10mm 寬) |
文件大小 |
240.29 Kbytes |
頁(yè)面數(shù)量 |
16 頁(yè) |
生產(chǎn)廠商 | Nexperia B.V. All rights reserved |
企業(yè)簡(jiǎn)稱 |
NEXPERIA【安世】 |
中文名稱 | 安世半導(dǎo)體(中國(guó))有限公司官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-2-14 17:42:00 |
74ALVT16543規(guī)格書(shū)詳情
FEATURES
? 16-bit universal bus interface
? 5 V I/O Compatible
? 3-State buffers
? Output capability: +64 mA/–32 mA
? TTL input and output switching levels
? Input and output interface capability to systems at 5 V supply
? Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
? Live insertion/extraction permitted
? Power-up 3-State
? Power-up reset
? No bus current loading when output is tied to 5 V bus
? Latch-up protection exceeds 500mA per JEDEC Std 17
? ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
DESCRIPTION
The 74ALVT16543 is a high-performance BiCMOS product
designed for VCC operation at 2.5 V or 3.3 V with I/O compatibility
up to 5 V. The device can be used as two 8-bit transceivers or one
16-bit transceiver.
The 74ALVT16543 contains two sets of eight D-type latches, with
separate control pins for each set. Using data flow from A to B as an
example, when the A-to-B Enable (nEAB) input and the A-to-B Latch
Enable (nLEAB) input are LOW, the A-to-B path is transparent.
A subsequent LOW-to-HIGH transition of the nLEAB signal puts the
A data into the latches where it is stored and the B outputs no longer
change with the A inputs. With nEAB and nOEAB both LOW, the
3-State B output buffers are active and display the data present at
the outputs of the A latches.
Control of data flow from B to A is similar, but using the nEBA,
nLEBA, and nOEBA inputs.
Active bus-hold circuitry is provided to hold unused or floating data
inputs at a valid logic level.
產(chǎn)品屬性
- 產(chǎn)品編號(hào):
74ALVT16543DGG,118
- 制造商:
NXP USA Inc.
- 類別:
集成電路(IC) > 緩沖器,驅(qū)動(dòng)器,接收器,收發(fā)器
- 系列:
74ALVT
- 包裝:
管件
- 邏輯類型:
收發(fā)器,非反相
- 每個(gè)元件位數(shù):
8
- 輸出類型:
三態(tài)
- 電流 - 輸出高、低:
32mA,64mA
- 電壓 - 供電:
2.3V ~ 2.7V,3V ~ 3.6V
- 工作溫度:
-40°C ~ 85°C(TA)
- 安裝類型:
表面貼裝型
- 封裝/外殼:
56-TFSOP(0.240",6.10mm 寬)
- 供應(yīng)商器件封裝:
56-TSSOP
- 描述:
IC TXRX NON-INVERT 3.6V 56TSSOP
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
NXP |
23+ |
20000 |
全新、原裝、現(xiàn)貨 |
詢價(jià) | |||
PHILIPS |
24+ |
TSOP56 |
2987 |
只售原裝自家現(xiàn)貨!誠(chéng)信經(jīng)營(yíng)!歡迎來(lái)電! |
詢價(jià) | ||
PHI |
21+ |
TSSOP |
633 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
PHILIPS |
25+ |
TSOP56 |
1000 |
⊙⊙新加坡大量現(xiàn)貨庫(kù)存,深圳常備現(xiàn)貨!歡迎查詢!⊙ |
詢價(jià) | ||
PHILIPS/飛利浦 |
22+ |
SSOP |
8000 |
原裝正品支持實(shí)單 |
詢價(jià) | ||
PHI |
589220 |
16余年資質(zhì) 絕對(duì)原盒原盤 更多數(shù)量 |
詢價(jià) | ||||
NXP Semiconductors |
22+ |
NA |
500000 |
萬(wàn)三科技,秉承原裝,購(gòu)芯無(wú)憂 |
詢價(jià) | ||
NXP |
23+ |
SOP |
3200 |
全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷售 |
詢價(jià) | ||
PHI |
06+ |
TSSOP |
633 |
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
詢價(jià) | ||
PHILIPS/飛利浦 |
22+ |
TSSOP |
6550 |
絕對(duì)原裝公司現(xiàn)貨! |
詢價(jià) |